


default search action
"A 112-Gb/s PAM-4 Low-Power Nine-Tap Sliding-Block DFE in a 7-nm FinFET ..."
James Bailey et al. (2022)
- James Bailey
, Hossein Shakiba
, Ehud Nir
, Grigory Marderfeld, Peter Krotnev
, Marc-Andre LaCroix
, David Cassan, Davide Tonietto
:
A 112-Gb/s PAM-4 Low-Power Nine-Tap Sliding-Block DFE in a 7-nm FinFET Wireline Receiver. IEEE J. Solid State Circuits 57(1): 32-43 (2022)

manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.