"A 28-nm 6-GHz 2-bit Continuous-Time ΔΣ ADC With -101-dBc THD and ..."

Muhammed Bolatkale et al. (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2022.3202977

access: closed

type: Journal Article

metadata version: 2022-12-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/BolatkaleRBBGBB22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/BolatkaleRBBGBB22
Muhammed Bolatkale, Robert Rutten, Hans Brekelmans, Shagun Bajoria, Yihan Gao, Bernard Burdiek, Lucien J. Breems:
A 28-nm 6-GHz 2-bit Continuous-Time ΔΣ ADC With -101-dBc THD and 120-MHz Bandwidth Using Blind Digital DAC Error Correction. IEEE J. Solid State Circuits 57(12): 3768-3780 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.