"A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop ..."

Kun-Yung Ken Chang et al. (2003)

> Home

Details and statistics

DOI: 10.1109/JSSC.2003.810045

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ChangWHLDHLS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ChangWHLDHLS03
Kun-Yung Ken Chang, Jason Wei, Charlie Huang, Simon Li, Kevin S. Donnelly, Mark Horowitz, Yingxuan Li, Stefanos Sidiropoulos:
A 0.4-4-Gb/s CMOS quad transceiver cell using on-chip regulated dual-loop PLLs. IEEE J. Solid State Circuits 38(5): 747-754 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.