"A 0.6 V Dual-Rail Compiler SRAM Design on 45 nm CMOS Technology With ..."

Yen-Huei Chen et al. (2009)
a service of Schloss Dagstuhl - Leibniz Center for Informatics