"A 0.2-2 GHz Time-Interleaved Multistage Switched-Capacitor Delay Element ..."

Travis Forbes et al. (2023)

> Home

Details and statistics

DOI: 10.1109/JSSC.2023.3257545

access: closed

type: Journal Article

metadata version: 2025-09-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ForbesMMSSN23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ForbesMMSSN23
Travis Forbes, Benjamin Magstadt, Jesse Moody, Justine Saugen, Andrew Suchanek, Spencer Nelson:
A 0.2-2 GHz Time-Interleaved Multistage Switched-Capacitor Delay Element Achieving 2.55-448.6 ns Programmable Delay Range and 330 ns/mm² Area Efficiency. IEEE J. Solid State Circuits 58(8): 2349-2359 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.