"A 1.12-1.91 mW/GHz 2.46-4.92 GHz Cascaded Clock Multiplier in 65 nm CMOS."

R. Gautam, Saurabh Saxena (2022)

> Home

Details and statistics

DOI: 10.1109/JSSC.2022.3149391

access: closed

type: Journal Article

metadata version: 2022-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/GautamS22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/GautamS22
R. Gautam, Saurabh Saxena:
A 1.12-1.91 mW/GHz 2.46-4.92 GHz Cascaded Clock Multiplier in 65 nm CMOS. IEEE J. Solid State Circuits 57(6): 1700-1711 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.