"A 256-Mb SDRAM using a register-controlled digital DLL."

Atsushi Hatakeyama et al. (1997)

> Home

Details and statistics

DOI: 10.1109/4.641693

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HatakeyamaMATIT97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HatakeyamaMATIT97
Atsushi Hatakeyama, Hirohiko Mochizuki, Tadao Aikawa, Masato Takita, Yuki Ishii, Hironobu Tsuboi, Shin-ya Fujioka, Shusaku Yamaguchi, Makoto Koga, Yuji Serizawa, Koichi Nishimura, Kuninori Kawabata, Yoshinori Okajima, Michiari Kawano, Hideyuki Kojima, Kazuhiro Mizutani, Toru Anezaki, Masatomo Hasegawa, Masao Taguchi:
A 256-Mb SDRAM using a register-controlled digital DLL. IEEE J. Solid State Circuits 32(11): 1728-1734 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.