"A Variation-Resilient Microprocessor With a Two-Level Timing Error ..."

Cheng-Yao Hong, Tsung-Te Liu (2020)

> Home

Details and statistics

DOI: 10.1109/JSSC.2019.2951692

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HongL20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HongL20
Cheng-Yao Hong, Tsung-Te Liu:
A Variation-Resilient Microprocessor With a Two-Level Timing Error Detection and Correction System in 28-nm CMOS. IEEE J. Solid State Circuits 55(8): 2285-2294 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.