"A 0.07-mm2 162-mW DAC Achieving >65 dBc SFDR and < -70 ..."

Hung-Yi Huang, Tai-Haur Kuo (2020)

> Home

Details and statistics

DOI: 10.1109/JSSC.2020.2993672

access: closed

type: Journal Article

metadata version: 2020-09-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/HuangK20a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/HuangK20a
Hung-Yi Huang, Tai-Haur Kuo:
A 0.07-mm² 162-mW DAC Achieving >65 dBc SFDR and < -70 dBc IM3 at 10 GS/s With Output Impedance Compensation and Concentric Parallelogram Routing. IEEE J. Solid State Circuits 55(9): 2478-2488 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.