"Two-level pipelined systolic array graphics engine."

J. A. K. S. Jayasinghe et al. (1991)

> Home

Details and statistics

DOI: 10.1109/4.75000

access: closed

type: Journal Article

metadata version: 2025-02-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/JayasingheEKHS91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/JayasingheEKHS91
J. A. K. S. Jayasinghe, F. Moelaert El-Hadidy, Georgios Karagiannis, Otto E. Herrmann, Jos Smit:
Two-level pipelined systolic array graphics engine. IEEE J. Solid State Circuits 26(3): 229-236 (1991)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.