"A Time-Interleaved 2nd-Order ΔΣ Modulator Achieving ..."

Dongyang Jiang et al. (2021)

> Home

Details and statistics

DOI: 10.1109/JSSC.2021.3060859

access: closed

type: Journal Article

metadata version: 2021-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/JiangQSMM21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/JiangQSMM21
Dongyang Jiang, Liang Qi, Sai-Weng Sin, Franco Maloberti, Rui Paulo Martins:
A Time-Interleaved 2^nd-Order ΔΣ Modulator Achieving 5-MHz Bandwidth and 86.1-dB SNDR Using Digital Feed-Forward Extrapolation. IEEE J. Solid State Circuits 56(8): 2375-2387 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.