"A dual 10-b 200-MSPS pipelined D/A converter with DLL-based clock synthesizer."

Gabriele Manganaro, Sung-Ung Kwak, Alex R. Bugeja (2004)

Details and statistics

DOI: 10.1109/JSSC.2004.835829

access: closed

type: Journal Article

metadata version: 2022-06-23

a service of  Schloss Dagstuhl - Leibniz Center for Informatics