"Efficient 6-bit A/D converter using a 1-bit folding front end."

K. Nagaraj, F. Chen, T. R. Viswanathan (1999)

> Home

Details and statistics

DOI: 10.1109/4.777103

access: closed

type: Journal Article

metadata version: 2023-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NagarajCV99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NagarajCV99
K. Nagaraj, F. Chen, T. R. Viswanathan:
Efficient 6-bit A/D converter using a 1-bit folding front end. IEEE J. Solid State Circuits 34(8): 1056-1062 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.