"Automated hierarchical CMOS analog circuit stack generation with ..."

Ravindranath Naiknaware, Terri S. Fiez (1999)

> Home

Details and statistics

DOI: 10.1109/4.748182

access: closed

type: Journal Article

metadata version: 2022-07-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/NaiknawareF99a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/NaiknawareF99a
Ravindranath Naiknaware, Terri S. Fiez:
Automated hierarchical CMOS analog circuit stack generation with intramodule connectivity and matching considerations. IEEE J. Solid State Circuits 34(3): 304-317 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.