"A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital ..."

Andrea Panigada, Ian Galton (2009)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2032637

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/PanigadaG09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/PanigadaG09
Andrea Panigada, Ian Galton:
A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction. IEEE J. Solid State Circuits 44(12): 3314-3328 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.