"A 65-nm Dual-Core Multithreaded Xeon® Processor With 16-MB L3 Cache."

Stefan Rusu et al. (2007)

> Home

Details and statistics

DOI: 10.1109/JSSC.2006.885041

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/RusuTMACCSBVLLV07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/RusuTMACCSBVLLV07
Stefan Rusu, Simon M. Tam, Harry Muljono, David Ayers, Jonathan Chang, Brian S. Cherkauer, Jason Stinson, John Benoit, Raj Varada, Justin Leung, Rahul Dilip Limaye, Sujal Vora:
A 65-nm Dual-Core Multithreaded Xeon® Processor With 16-MB L3 Cache. IEEE J. Solid State Circuits 42(1): 17-25 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.