"A 6-bit 800-MS/s Pipelined A/D Converter With Open-Loop Amplifiers."

Ding-Lan Shen, Tai-Cheng Lee (2007)

> Home

Details and statistics

DOI: 10.1109/JSSC.2006.889380

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/ShenL07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/ShenL07
Ding-Lan Shen, Tai-Cheng Lee:
A 6-bit 800-MS/s Pipelined A/D Converter With Open-Loop Amplifiers. IEEE J. Solid State Circuits 42(2): 258-268 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.