"A 2.3-mW, 5-Gb/s Low-Power Decision-Feedback Equalizer Receiver Front-End ..."

Seuk Son et al. (2013)

> Home

Details and statistics

DOI: 10.1109/JSSC.2013.2274904

access: closed

type: Journal Article

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/SonKPKCLK13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/SonKPKCLK13
Seuk Son, Hanseok Kim, Myeong-Jae Park, Kyung-Hoon Kim, E-Hung Chen, Brian S. Leibowitz, Jaeha Kim:
A 2.3-mW, 5-Gb/s Low-Power Decision-Feedback Equalizer Receiver Front-End and its Two-Step, Minimum Bit-Error-Rate Adaptation Algorithm. IEEE J. Solid State Circuits 48(11): 2693-2704 (2013)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.