"A 5GHz Digital Fractional-N PLL Using a 1-bit Delta-Sigma ..."

Mrunmay Talegaonkar et al. (2017)

> Home

Details and statistics

DOI: 10.1109/JSSC.2017.2718670

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TalegaonkarAEEN17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TalegaonkarAEEN17
Mrunmay Talegaonkar, Tejasvi Anand, Ahmed Elkholy, Amr Elshazly, Romesh Kumar Nandwana, Saurabh Saxena, Brian Young, Woo-Seok Choi, Pavan Kumar Hanumolu:
A 5GHz Digital Fractional-N PLL Using a 1-bit Delta-Sigma Frequency-to-Digital Converter in 65 nm CMOS. IEEE J. Solid State Circuits 52(9): 2306-2320 (2017)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.