"Clock generation and distribution for the 130-nm Itanium® ..."

Simon Tam, Rahul Dilip Limaye, Utpal Nagarji Desai (2004)

> Home

Details and statistics

DOI: 10.1109/JSSC.2004.825121

access: closed

type: Journal Article

metadata version: 2022-09-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/TamLD04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/TamLD04
Simon Tam, Rahul Dilip Limaye, Utpal Nagarji Desai:
Clock generation and distribution for the 130-nm Itanium^® 2 processor with 6-MB on-die L3 cache. IEEE J. Solid State Circuits 39(4): 636-642 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.