"A 40 mW 3 Gb/s Self-Compensated Differential Transimpedance Amplifier With ..."

Chia-Ming Tsai (2009)

> Home

Details and statistics

DOI: 10.1109/JSSC.2009.2027555

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/Tsai09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/Tsai09
Chia-Ming Tsai:
A 40 mW 3 Gb/s Self-Compensated Differential Transimpedance Amplifier With Enlarged Input Capacitance Tolerance in 0.18 µm CMOS Technology. IEEE J. Solid State Circuits 44(10): 2671-2677 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.