"A modular architecture for a 6.4-Gbyte/s, 8-Mb DRAM-integrated media chip."

Takao Watanabe et al. (1997)

> Home

Details and statistics

DOI: 10.1109/4.568823

access: closed

type: Journal Article

metadata version: 2022-07-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/WatanabeFYTASTS97
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/WatanabeFYTASTS97
Takao Watanabe, Ryo Fujita, Kazumasa Yanagisawa, Hitoshi Tanaka, Kazushige Ayukawa, Mitsuru Soga, Yuji Tanaka, Yoshimitsu Sugie, Yoshinobu Nakagome:
A modular architecture for a 6.4-Gbyte/s, 8-Mb DRAM-integrated media chip. IEEE J. Solid State Circuits 32(5): 635-641 (1997)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.