"A 6-GHz 16-kB L1 cache in a 100-nm dual-VT technology using a ..."

Yibin Ye et al. (2003)

> Home

Details and statistics

DOI: 10.1109/JSSC.2003.810057

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/YeKSFD03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/YeKSFD03
Yibin Ye, Muhammad M. Khellah, Dinesh Somasekhar, Ali Farhang, Vivek De:
A 6-GHz 16-kB L1 cache in a 100-nm dual-V_T technology using a bitline leakage reduction (BLR) technique. IEEE J. Solid State Circuits 38(5): 839-842 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.