"Equalization and clock recovery for a 2.5-10-Gb/s 2-PAM/4-PAM backplane ..."

Jared L. Zerbe et al. (2003)

Details and statistics

DOI: 10.1109/JSSC.2003.818572

access: closed

type: Journal Article

metadata version: 2022-10-02

a service of  Schloss Dagstuhl - Leibniz Center for Informatics