"Design of a low power GPS receiver in 0.18 µm CMOS technology with a ..."

Di Li et al. (2010)

> Home

Details and statistics

DOI: 10.1631/JZUS.C0910381

access: closed

type: Journal Article

metadata version: 2021-11-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jzusc/LiYWLLWWWLZ10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jzusc/LiYWLLWWWLZ10
Di Li, Yintang Yang, Jiang-an Wang, Bing Li, Qiang Long, Jary Wei, Nai-di Wang, Lei Wang, Qiankun Liu, Da-long Zhang:
Design of a low power GPS receiver in 0.18 µm CMOS technology with a SigmaDeltafractional-N synthesizer. J. Zhejiang Univ. Sci. C 11(6): 444-449 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.