"Multi-stage dual replica bit-line delay technique for ..."

Shoubiao Tan et al. (2015)

> Home

Details and statistics

DOI: 10.1631/FITEE.1400439

access: closed

type: Journal Article

metadata version: 2020-03-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jzusc/TanLPLTC15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jzusc/TanLPLTC15
Shoubiao Tan, Wenjuan Lu, Chunyu Peng, Zhengping Li, Youwu Tao, Junning Chen:
Multi-stage dual replica bit-line delay technique for process-variation-robust timing of low voltage SRAM sense amplifier. Frontiers Inf. Technol. Electron. Eng. 16(8): 700-706 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.