"Design and evaluation of dynamic partial reconfiguration using fault ..."

S. Lekashri, P. Sakthivel (2019)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2019.102892

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/LekashriS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/LekashriS19
S. Lekashri, P. Sakthivel:
Design and evaluation of dynamic partial reconfiguration using fault tolerance in asynchronous FPGA. Microprocess. Microsystems 71 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.