default search action
"A high speed, memory efficient line based VLSI architecture for the dual ..."
Pallab Kumar Nath, Swapna Banerjee (2016)
- Pallab Kumar Nath, Swapna Banerjee:
A high speed, memory efficient line based VLSI architecture for the dual mode inverse discrete wavelet transform of JPEG2000 decoder. Microprocess. Microsystems 40: 181-188 (2016)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.