"Analysis of network-on-chip topologies for cost-efficient chip ..."

Marta Ortín-Obón et al. (2016)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2016.01.005

access: closed

type: Journal Article

metadata version: 2020-10-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/Ortin-ObonGVIY16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/Ortin-ObonGVIY16
Marta Ortín-Obón, Darío Suárez Gracia, María Villarroya-Gaudó, Cruz Izu, Víctor Viñals Yúfera:
Analysis of network-on-chip topologies for cost-efficient chip multiprocessors. Microprocess. Microsystems 42: 24-36 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.