"A 5-GHz Mesh Interconnect for a Teraflops Processor."

Yatin Hoskote et al. (2007)

> Home

Details and statistics

DOI: 10.1109/MM.2007.77

access: closed

type: Journal Article

metadata version: 2020-04-02

- view
  - electronic edition @ ieeecomputersociety.org
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/micro/HoskoteVSBB07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/HoskoteVSBB07
Yatin Hoskote, Sriram R. Vangal, Arvind P. Singh, Nitin Borkar, Shekhar Borkar:
A 5-GHz Mesh Interconnect for a Teraflops Processor. IEEE Micro 27(5): 51-61 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.