"RST cache memory design for a highly coupled multiprocessor system."

Cosimo Antonio Prete (1991)

> Home

Details and statistics

DOI: 10.1109/40.76618

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/micro/Prete91
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/micro/Prete91
Cosimo Antonio Prete:
RST cache memory design for a highly coupled multiprocessor system. IEEE Micro 11(2): 16-19 (1991)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.