"Reducing expected delay and power in FPGAs using buffer insertion in ..."

Anahita Bagheri, Nasser Masoumi (2012)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2012.08.003

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/BagheriM12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/BagheriM12
Anahita Bagheri, Nasser Masoumi:
Reducing expected delay and power in FPGAs using buffer insertion in single-driver wires. Microelectron. J. 43(12): 1038-1045 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.