"Delay models and design guidelines for MCML gates with resistor or PMOS load."

Francesco Centurelli et al. (2020)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2020.104755

access: closed

type: Journal Article

metadata version: 2020-06-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/CenturelliSTP20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/CenturelliSTP20
Francesco Centurelli, Giuseppe Scotti, Alessandro Trifiletti, Gaetano Palumbo:
Delay models and design guidelines for MCML gates with resistor or PMOS load. Microelectron. J. 99: 104755 (2020)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.