"LSI implementation of a low-power 4×4-bit array two-phase clocked ..."

Nazrul Anuar Nayan, Yasuhiro Takahashi, Toshikazu Sekine (2012)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2011.12.013

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/NayanTS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/NayanTS12
Nazrul Anuar Nayan, Yasuhiro Takahashi, Toshikazu Sekine:
LSI implementation of a low-power 4×4-bit array two-phase clocked adiabatic static CMOS logic multiplier. Microelectron. J. 43(4): 244-249 (2012)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.