"A 12-bit 50MS/s zero-crossing-based two-stage pipelined SAR ADC in 0.18 ..."

Yi Shen, Shubin Liu, Zhangming Zhu (2016)

> Home

Details and statistics

DOI: 10.1016/J.MEJO.2016.09.002

access: closed

type: Journal Article

metadata version: 2025-11-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mj/ShenLZ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mj/ShenLZ16
Yi Shen, Shubin Liu, Zhangming Zhu:
A 12-bit 50MS/s zero-crossing-based two-stage pipelined SAR ADC in 0.18 µm CMOS. Microelectron. J. 57: 26-33 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.