"High-Speed VLSI Implementation of an Improved Parallel Delayed LMS Algorithm."

Ming Liu et al. (2022)

> Home

Details and statistics

DOI: 10.1007/S11036-021-01877-4

access: closed

type: Journal Article

metadata version: 2023-09-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/monet/LiuGWSZW22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/monet/LiuGWSZW22
Ming Liu, Mingxiang Guan, Zhou Wu, Chongwu Sun, Weifeng Zhang, Mingjiang Wang:
High-Speed VLSI Implementation of an Improved Parallel Delayed LMS Algorithm. Mob. Networks Appl. 27(4): 1593-1603 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.