"A double snapback SCR ESD protection scheme for 28 nm CMOS process."

Tao Hu et al. (2018)

Details and statistics

DOI: 10.1016/J.MICROREL.2018.03.010

access: closed

type: Journal Article

metadata version: 2020-02-22

a service of  Schloss Dagstuhl - Leibniz Center for Informatics