"A graph placement methodology for fast chip design."

Azalia Mirhoseini et al. (2021)

> Home

Details and statistics

DOI: 10.1038/S41586-021-03544-W

access: closed

type: Journal Article

metadata version: 2022-12-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/nature/MirhoseiniGYJSW21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/nature/MirhoseiniGYJSW21
Azalia Mirhoseini, Anna Goldie, Mustafa Yazgan, Joe Wenjie Jiang, Ebrahim M. Songhori, Shen Wang, Young-Joon Lee, Eric Johnson, Omkar Pathak, Azade Nazi, Jiwoo Pak, Andy Tong, Kavya Srinivasa, William Hang, Emre Tuncer, Quoc V. Le, James Laudon, Richard Ho, Roger Carpenter, Jeff Dean:
A graph placement methodology for fast chip design. Nat. 594(7862): 207-212 (2021)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.