"Advanced arithmetic circuits realization using next generation logic gates."

Menda Sreevani et al. (2025)

> Home

Details and statistics

DOI: 10.1007/S13198-025-02800-W

access: closed

type: Journal Article

metadata version: 2025-08-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/saem/SreevaniSVV25
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/saem/SreevaniSVV25
Menda Sreevani, Sivaji Satrasupalli, Rajeev Ratna Vallabhuni, S. China Venkateswarlu:
Advanced arithmetic circuits realization using next generation logic gates. Int. J. Syst. Assur. Eng. Manag. 16(6): 2078-2088 (2025)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.