"MPTLsim: a cycle-accurate, full-system simulator for x86-64 multicore ..."

Hui Zeng et al. (2009)

> Home

Details and statistics

DOI: 10.1145/1577129.1577132

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigarch/ZengYGP09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigarch/ZengYGP09
Hui Zeng, Matt T. Yourst, Kanad Ghose, Dmitry Ponomarev:
MPTLsim: a cycle-accurate, full-system simulator for x86-64 multicore architectures with coherent caches. SIGARCH Comput. Archit. News 37(2): 2-9 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.