"VLSI generalised digit serial architecture for multiplication, division ..."

A. E. Bashagha (1999)

> Home

Details and statistics

DOI: 10.1016/S0165-1684(99)00100-0

access: closed

type: Journal Article

metadata version: 2020-02-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/sigpro/Bashagha99
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/sigpro/Bashagha99
A. E. Bashagha:
VLSI generalised digit serial architecture for multiplication, division and square root. Signal Process. 79(3): 261-272 (1999)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.