"Deviation-tolerant floating gate structures as a way to design an on-chip ..."

Rafail Lashevsky, Yohey Sato (2002)

> Home

Details and statistics

DOI: 10.1007/S00500-001-0162-6

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/soco/LashevskyS02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/soco/LashevskyS02
Rafail Lashevsky, Yohey Sato:
Deviation-tolerant floating gate structures as a way to design an on-chip learning neural networks. Soft Comput. 6(6): 462-469 (2002)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.