"Digital twin based FPGA implementation of FIR filter for multi-bit soft ..."

Chandrasekhar Savalam, Venkata Nagaratna Tilak Alapati (2023)

> Home

Details and statistics

DOI: 10.1007/S00500-022-07371-7

access: closed

type: Journal Article

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/soco/SavalamA23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/soco/SavalamA23
Chandrasekhar Savalam, Venkata Nagaratna Tilak Alapati:
Digital twin based FPGA implementation of FIR filter for multi-bit soft computing error detection and correction for industrial applications. Soft Comput. 27(7): 4289-4306 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.