"Line-Coalescing DRAM Cache."

Qianlong Zhang et al. (2021)
a service of  Schloss Dagstuhl - Leibniz Center for Informatics