"Design of Testable VLSI Circuits with Minumum Area Overhead."

Prasad R. Chalasani et al. (1989)

> Home

Details and statistics

DOI: 10.1109/12.35841

access: closed

type: Journal Article

metadata version: 2023-04-28

- view
  authority control:
- export record
  dblp key:
  - journals/tc/ChalasaniBAP89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/ChalasaniBAP89
Prasad R. Chalasani, Sudipta Bhawmik, Anurag Acharya, Parimal Palchaudhuri:
Design of Testable VLSI Circuits with Minumum Area Overhead. IEEE Trans. Computers 38(10): 1460-1462 (1989)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.