"NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration."

Saransh Gupta et al. (2019)

> Home

Details and statistics

DOI: 10.1109/TC.2019.2903055

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tc/GuptaIKR19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/GuptaIKR19
Saransh Gupta, Mohsen Imani, Harveen Kaur, Tajana Simunic Rosing:
NNPIM: A Processing In-Memory Architecture for Neural Network Acceleration. IEEE Trans. Computers 68(9): 1325-1337 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.