"TRAM: A Design Methodology for High-Performance, Easily Testable, ..."

Najmi T. Jarwala, Dhiraj K. Pradhan (1988)

> Home

Details and statistics

DOI: 10.1109/12.5985

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/JarwalaP88
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/JarwalaP88
Najmi T. Jarwala, Dhiraj K. Pradhan:
TRAM: A Design Methodology for High-Performance, Easily Testable, Multimegabit RAM's. IEEE Trans. Computers 37(10): 1235-1250 (1988)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.