default search action
"Bounding Memory Access Times in Multi-Accelerator Architectures on FPGA SoCs."
Francesco Restuccia et al. (2023)
- Francesco Restuccia, Marco Pagani, Alessandro Biondi, Mauro Marinoni, Giorgio C. Buttazzo:
Bounding Memory Access Times in Multi-Accelerator Architectures on FPGA SoCs. IEEE Trans. Computers 72(1): 154-167 (2023)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.