"Automated Design of Multiple-Valued Logic Circuits by Automatic Theorem ..."

Witold S. Wojciechowski, Anthony S. Wojcik (1983)

> Home

Details and statistics

DOI: 10.1109/TC.1983.1676328

access: closed

type: Journal Article

metadata version: 2017-05-20

- view
  authority control:
- export record
  dblp key:
  - journals/tc/WojciechowskiW83
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tc/WojciechowskiW83
Witold S. Wojciechowski, Anthony S. Wojcik:
Automated Design of Multiple-Valued Logic Circuits by Automatic Theorem Proving Techniques. IEEE Trans. Computers 32(9): 785-798 (1983)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.