"High-Dimensional Bayesian Optimization for Analog Integrated Circuit ..."

Chen Chen et al. (2022)

> Home

Details and statistics

DOI: 10.1109/TCAD.2022.3147431

access: closed

type: Journal Article

metadata version: 2024-01-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcad/ChenWSLWT22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcad/ChenWSLWT22
Chen Chen, Hongyi Wang, Xinyue Song, Feng Liang, Kaikai Wu, Tao Tao:
High-Dimensional Bayesian Optimization for Analog Integrated Circuit Sizing Based on Dropout and g/I Methodology. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11): 4808-4820 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.